A novel high PSRR and inherent temperature compensated CMOS voltage reference is present. A resistorless self-biased current source (RLSBCS) is proposed, formed by a gate-source voltage division (GSVD) structure, to achieve a temperature compensated proportional thresholdvoltage difference. Meanwhile, a self-cascode structure is adopted to further cancel the residual negative temperature dependence of proposed thresholdvoltage difference. Besides, feedback and self-bias techniques are introduced to enhance PSRR. The temperature coefficient is 4.9 ppm/°C in the temperature range of −25°C to 75°C and PSRR at DC is −82 dB with a power consumption of 9.8 nW.
Introduction
Voltage reference (VR) is a fundamental block in analog and mixed-signal circuit. The conventional Bandgap VR using bipolar transistors usually requires high supply voltage and consumes around µW power [1, 2] . To overcome those disadvantages, the state-of-the-art VRs gradually substitute subthreshold MOSFETs for bipolar transistors [3, 5, 6, 9] . As a result, the supply voltage can reduce to under 1 V and power consumption may be lower to several nW or even pW [4, 7, 8, 10] . Unfortunately, the subthreshold MOSFET circuit commonly employs high values of resistors, which may occupy a large silicon area. Therefore, resistorless circuits have intrinsic advantages. A resistorless inherent temperature compensation VR with high power supply rejection ratio (PSRR) is proposed in this paper. The presented VR uses gate-source voltage division (GSVD) structure combined with low threshold voltage transistor and high threshold voltage transistor to lower temperature coefficient (TC) and adjust the value of VR. Besides, a negative feedback loop and self-bias techniques will enhance the PSRR of VR.
Proposed VR circuit
The proposed VR circuit is shown in Fig. 1(a) , which consists of three parts: startup circuit, auxiliary amplifier circuit and the core of VR circuit. The start-up circuit is used to get rid of the zero-degenerate point. The auxiliary amplifier circuit is for PSRR enhancement, and the core of VR circuit includes an inherent temperature compensation for lower TC. All the MOSFETs are biased in subthreshold region. Transistors from M 1 to M N have low-threshold-voltage, and the other transistors are normal-threshold-voltage transistor.
(CTAT) voltage, the voltage at node X will be a divided CTAT voltage with proportionally shrunken negative TC. Then a single stage SC is enough for temperature compensation. The detailed analysis of core of voltage reference is as following.
According to the voltage-current characteristics of transistors in subthreshold region, supposed I 0 : I 1 : I 2 : I 3 ¼ K 1 : 1 : K 2 : K 1 , the aspect ratio of transistors M i is S i and the aspect ratio of M 1 to M N is the same, then the gate-source voltage of M 0 , M 1 to M X and M X+1 to M N can be given by three categories:
where m is the subthreshold slope factor; V T is the thermal voltage; V TH0 and V TH1 are the threshold voltage of M 0 and M 1 to M N , respectively; I SQ0 and I SQ1 are process-dependent saturation current of M 0 and M 1 to M N , respectively; I 1 is the current through M P2 .
According to Kirchhoff's law and three above categories, if we assume ÁV TH ¼ V TH0 À V TH1 , the voltage at node X is equal to XV GSM 1 , which is:
As shown in Eq. (1), the voltage at node X is scaled down by X=ðN À 1Þ. Besides, the temperature drift of V X is also decreased from three aspects. Firstly, V TH0 À V TH1 leads to smaller TC compared with V TH0 . Secondly, those terms with V T has positive TC characteristics to further reduce the negative TC. Finally, the whole negative TC is decreased by X=ðN À 1Þ. By this method, a single stage SC, consisted of N 1 and N 2 , is enough for temperature compensation. As a result, the output reference voltage of proposed VR is
Considering the voltage difference between V TH0 and V TH1 , and the requirement of V DS ! 100 mV for proper bias condition, 5 and 2 are chosen for N and X in this design, respectively. Therefore, Eq. (2) can be rewritten as: 
where A ¼ 0:5 lnðI SQ1 =I SQ0 Þ ¼ 0:5 ln½ 1 ðT 0 Þ= 0 ðT 0 Þ À 0:5ð 1 À 0 Þ ln T, i and i are carrier mobility and absolute temperature power of carrier mobility of transistor M i , respectively, ðT 0 Þ is carrier mobility at temperature T 0 ; B ¼ 0:
is a positive temperature-independent constant. In order to investigate the temperature dependence of proposed VR, the TC of reference voltage is given by:
where 0 and 1 are the TCs for V TH0 and V TH1 . In the proposed design, 0 À 1 < 0 is guaranteed and transistors with j@ 0 =@Tj < j@ 1 =@Tj are selected. Hence, A is smaller than zero with negative TC. Besides, the ln T included in A make absolute negative TC increase with temperature rising. Since m increases greatly with temperature rising [6] , then the third term in Eq. (3) functions as a high-order temperature compensation. Therefore, A þ B is positive at low temperature region and negative at high temperature region. While A þ B turns from positive to negative, @½mV T ðA þ BÞ=@T also turns from positive to negative. Finally, @V ref =@T can be equal to zero again at a certain higher temperature in addition to lower temperature point.
For an optimal TC, 2 and 0.5 are choosen for K 1 and K 2 . As shown in Fig. 3(a) , when K 1 and K 2 get 10% larger, the PTAT voltage will be greater than the desired one and the value of VR will increase ½mV T lnð1:1Þ=2 and ½mV T lnð1:55=1:5Þ respectively, and vice versa.
Principle of PSRR improvement
For PSRR analyzing, the complete noise paths of VR are shown in Fig. 2 . According to Fig. 2 , VDD noise can distribute to node B through path 4; path3 and positive feedback loop (PFL); path1 and negative feedback loop (NFL). NFL ¼ g mMP2 ðr 0MP2 k R A Þg mM 0 ðr 0MP1 k r 0M0 Þ Â g mN0 =g mP0 and of node A to ground and g mi and r oi are the transconductance and output resistance of transistor i. Since g mMP2 =g mM5 ¼ g mMP1 =g mM0 ¼ g mP0 =g mN0 % 1 with I P0 ¼ I N0 ; I MP1 ¼ I M0 ; I MP2 ¼ I M5 and g m r o ) 1 for transistors in subthreshold region, the loop gain of node B is:
Transistors M C and M R act as loop compensation capacitor and zero resistor for stability enhancement. The total effect of VDD noise at node B can be express as:
Obviouslly, PSR B % 1 þ 1=T loop B with the same approximation conditions of Eq. (5) .
For node A, the loop gain of node A to D to B to A can be calculated as:
Therefore, VDD noise at node A is:
Considering
According to Eq. (9), by setting 1=T loop B closed to 1=g mMP2 r 0MP2 , the multiplicand can contribute nearly −70 dB to PSRR of VR. At the meanwhile, the multiplier 1=ð3 þ 2K 2 Þ will further enhance the PSRR up to −80 dB. As shown in Fig. 3(c) , with the increasing of K 2 , the PSRR of VR will be higher. The proposed resistorless low-power VR in Fig. 2 is validated by simulation in 0.35-µm CMOS process. As shown in Fig. 3(a) , at the temperature range of −25°C to 75°C, the average value of Vref is 281.7 mV. It depends on the difference between V TH0 ð0KÞ and V TH1 ð0KÞ, defined as threshold voltage at 0K temperature point, which is about 570 mV. And Vref varies 140 µV with a TC of 4.9 ppm/°C. The current consumption of proposed VR at 900 mV supply voltage is shown in Fig. 3(b) , where the current consumption at 25°C is just 10.9 nA. Additionally, Fig. 3(c) demonstrates the PSRR is −82 dB at DC and −62 dB at 1 kHz without any filter capacitor. The Line regulation (LR) result is shown in Fig. 3(d) , the minimum supply voltage is 850 mV. Table I summarizes the characteris of the proposed VR and compares it with some previously reported resistorless VRs.
Conclusions
A low-TC high-PSRR VR is presented and implemented with a 0.35-µm CMOS process. The inherent temperature compensation is achieved by GSVD structure. Besides, the proposed PSRR enhancement techniques can greatly improve the capability of noise suppression. The simulation results show that the TC is 4.9 ppm/°C in the temperature range of −25°C to 75°C with a power consume of 9.8 nW and the PSRR is up to −82 dB. 
